

PATENT

IN THE UNITED STATES	PATENT AND TRADEMARK OFFICE
In Re Application of	
K. Manetakis) For: LOW-VOLTAGE CLASS-AB OUTPUT STAGE AMPLIFIER
)
Serial No. 09/943,888	
Filed: August 30, 2003) Group No. 2819
	DISCLOSURE STATEMENT ER 37 CFR § 1.97(b)
Assistant Commissioner of Patents Alexandria, VA 22313	. '
Dear Sir:	
	rences of which they are aware in accordance with 37
CFR § 1.56. In accordance with 37 CFR §	1.98 submitted herewith for consideration by the
	and other information shown on the attached PTO-
1449.	
	I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on:
	May 23, 2003
	(Date of Deposit)
•	Victoria J. Pacey
	(Name of the Person Making Deposit)
	Corea Stine
	(Signature)
	(Signature) May 23, 2003 (Date of Signature)

The citation of these references is not intended to constitute an admission that any reference referred to herein is prior art to the invention of this application unless specifically designated as such.

The filing of this document shall not be construed to mean that any search has been made or, that if made, such search was complete or exhaustive, or that no other material information as defined in 37 CFR § 1.56 exists.

A list of the references cited herein is set forth on Form PTO-1449, which is enclosed herewith in duplicate along with a copy of each cited reference. Applicants respectfully request that the Examiner return to Applicants the enclosed copy of the Form PTO-1449 indicating consideration of the references.

These references are being submitted prior to the issuance of the first Office Action. Therefore, it is believed that no fee is due for this submission.

Respectfully submitted,

Dated: May 23, 2003

Donald C. Kordich, Reg. No. 38,213

(858) 358-5928

QUALCOMM Incorporated
Attn: Patent Department
5775 Morehouse Drive

San Diego, California 92121-1714

Telephone:

(858) 651-1179

Facsimile:

(858) 658-2502

FORM PTO-14 SKEV. 7-80) F	49 U.S	S. DI	EPART ID TR	MEN	T OI	F CC K OF)MM FFIC	ERCE E	ATTY. DOCKET NO. SERIAL NO. 09/943,888						
INFORMAT STATEMEN (Use several sh	NT BY	' AF	PLIC	SUR	E T				APPLICANT K. Manetak	is					
									FILING DATE GROUP						
DATE MAI	ATE MAILED: May 23, 2003							IIC DA'	August 30, 2001 2819 TENT DOCUMENTS						
EXAMINER	Ref											FILING DA SUB IF APPRO			
INITIAL	No	D	OCUMENT NUMBER		R	DATE	NAME		CLASS	CLASS	PRIATE				
	A1					[
	A2														
	A3				L								: 1		
	A4			\perp	L							3	3		
	A5			\perp	L	L	_					1 3	3		
	A6			_	ļ	ļ	_						3		
	A7		_	+	-	-	-	<u> </u>				100	V.ad		
	A8			+-	_	\vdash	├								
	A9				1_	_	<u></u>	EODEIGN	PATENT DOCU	MENTS			L		
EXAMINER	Ref		_								NAME	CLASS	SUB		
INITIAL N	No	D	DOCUMENT NUMBER			ER	DATE	COUNTRY		IVANE		CLASS			
	В1														
	В2				_	_						<u> </u>			
	В3				L	L	L	<u></u>				<u> </u>			
						_			ing Author, Title,						
	C1		Eri	c V	itto	z, '	'Aı	nalog VLSI	Signal Proces	sing: Wh	y, Where and	How?",	, Journal		
									ol. 8, pps 27-4	4 and An	alog integrate	d Circui	is and		
	 - -	-	Sig	gnal	Pro	oce	SSI	ng, pps 27-	44, July 1994				<u> </u>		
ļ	-	-	V		t a1	- "	Lo	w Voltage	Analog Circuit	Design T	Techniques: A	Tutoria	l", IEICI		
	C2		Tr	ui,c	L AI Ar	., alc	ng T	ntegrated (Circuits and Sy	stems, vo	1 E00-A, No. 2	2, Febru	ary 2000		
	1	H	11				01				3				
	C3		T		_										
	1	Γ													
EXAMINE	R								DATE CONS	DERED					

•